

| Course code                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Course Name                                 | L-T-P-Credits | Year of Introduction |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------|---------------|----------------------|
| IT365                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Computer Architecture & Parallel Processing | 3-0-0-3       | 2016                 |
| <b>Prerequisite: Nil</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                             |               |                      |
| <b>Course Objectives</b> <ul style="list-style-type: none"> <li>• To understand issues and techniques in improving performance of processors</li> <li>• To understand the concepts of pipelining</li> <li>• To familiarize with the properties of superscalar processors</li> <li>• To understand the multiprocessor systems, multi core systems and the concept of cache coherence</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                              |                                             |               |                      |
| <b>Syllabus</b><br>Classes of parallelism and parallel architecture, computer architecture- design issues, Performance measurements, quantitative principles of computer design, Instruction level parallelism -concepts and challenges, Data dependencies and hazards, Basic compiler techniques for exposing ILP. Dynamic Scheduling- Tomasulo's approach, Hardware based speculation, ILP using multiple issue and static scheduling, ILP using dynamic scheduling-case study- Intel Core i7. Data level parallelism-Vector Architecture, Graphic processing unit, Centralized shared memory architecture, Multiprocessor cache coherence - Distributed shared memory, Schemes for enforcing coherence Interconnection Network Design, Designing Multicore Architectures -- Unique challenges in multicore architectures |                                             |               |                      |
| <b>Expected Outcome</b><br>The students will be to <ol style="list-style-type: none"> <li>1. Know design issues of processors and performance measurement of processors</li> <li>2. Apply instruction level parallelism and data Level Parallelism</li> <li>3. Understand Multiprocessor systems, cache coherence and Interconnection networks</li> </ol>                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                             |               |                      |
| <b>Text Books</b> <ol style="list-style-type: none"> <li>1. D.E. Culler, J.P. Singh, and A. Gupta. Parallel Computer Architecture - A Hardware/Software Approach. Morgan Kaufmann Publishers, 2010.</li> <li>2. Hennessy J. L., D. Patterson, "Computer Architecture – A quantitative Approach", 5/e, Morgan Kauffman 2012.</li> </ol>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                             |               |                      |
| <b>References</b> <ol style="list-style-type: none"> <li>1. Kai Hwang, "Advanced Computer Architecture Parallelism, Scalability, Programmability", Tata McGraw-Hill, 2003.</li> <li>2. Research papers from top conferences such as ISCA, HPCA, MICRO, and ASPLOS.</li> <li>3. S.W. Keckler, K. Olukotun, and H.P. Hofstee. Multicore Processors and Systems. Springer, 2009.</li> <li>4. W.J. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, 2003.</li> <li>5. WWW Computer Architecture page. <a href="http://www.cs.wisc.edu/arch">http://www.cs.wisc.edu/arch</a>.</li> </ol>                                                                                                                                                                                   |                                             |               |                      |
| <b>Course Plan</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                             |               |                      |
| Module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | Contents                                    | Hours         | Sem. Exam Marks      |

|                             |                                                                                                                                                   |          |            |
|-----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|----------|------------|
| <b>I</b>                    | Computer architecture - design issues-Memory wall, Power Wall , Frequency Wall<br>Classes of parallelism and parallel architecture,               | <b>4</b> | <b>15%</b> |
|                             | Performance measurements, Pipelining- Scalar and super scalar processors- Instruction level parallelism -concepts and challenges, ILP Wall        | <b>4</b> |            |
| <b>II</b>                   | Data hazards, Structural Hazards, Branch Hazards, Branch Prediction schemes                                                                       | <b>4</b> | <b>15%</b> |
|                             | Basic compiler techniques for exposing instruction-level parallelism.                                                                             | <b>4</b> |            |
| <b>FIRST INTERNAL EXAM</b>  |                                                                                                                                                   |          |            |
| <b>III</b>                  | Dynamic Scheduling- Tomasulo's approach, Hardware based speculation.                                                                              | <b>4</b> | <b>15%</b> |
|                             | ILP using multiple issue and static scheduling, ILP using dynamic scheduling, multiple issue and speculation.                                     | <b>4</b> |            |
| <b>IV</b>                   | Case study- Intel Core i7.                                                                                                                        | <b>4</b> | <b>15%</b> |
|                             | Data level parallelism-Vector architecture-Vector instruction types, Vector-Access memory schemes , Graphic processing units.                     | <b>4</b> |            |
| <b>SECOND INTERNAL EXAM</b> |                                                                                                                                                   |          |            |
| <b>V</b>                    | Centralized shared memory architecture. Multiprocessor cache coherence Distributed shared memory and Directory based coherence.                   | <b>4</b> | <b>20%</b> |
|                             | Interconnection Network Design -- Interconnection topologies, routing techniques, flow control mechanisms, router architecture, arbitration logic | <b>4</b> |            |
| <b>VI</b>                   | Designing Multicore Architectures -- Unique challenges in multicore architectures,                                                                | <b>4</b> | <b>20%</b> |
|                             | Multicore memory hierarchy organization, dealing with performance volatility, multicore memory traffic reduction techniques.                      | <b>4</b> |            |
| <b>END SEMESTER EXAM</b>    |                                                                                                                                                   |          |            |

**QUESTION PAPER PATTERN**

Maximum Marks: 100

Exam Duration: 3 hours

The question paper shall consist of Part A, Part B and Part C.

**Part A** shall consist of three questions of 15 marks each uniformly covering Modules I and II. The student has to answer any two questions (15×2=30 marks).

**Part B** shall consist of three questions of 15 marks each uniformly covering Modules III and IV. The student has to answer any two questions (15×2=30 marks).

**Part C** shall consist of three questions of 20 marks each uniformly covering Modules V and VI. The student has to answer any two questions (20×2=40 marks).

**Note :** Each question can have a maximum of 4 subparts, if needed