

Course code	Course Name	L-T-P-Credits	Year of Introduction
IC365	DESIGN OF DIGITAL SYSTEMS	3-0-0-3	2016
<b>Prerequisite: Nil</b>			
<b>Course Objectives</b> <ul style="list-style-type: none"> <li>• To study hazards in combinational and sequential circuits</li> <li>• To review the fundamentals of finite state machines</li> <li>• To study asynchronous sequential circuits</li> <li>• To study various programmable logic devices</li> <li>• To study the fundamentals of VHDL programming</li> </ul>			
<b>Syllabus</b> Hazards – Clock skew – synchronizer failure and metastability – finite state machines – asynchronous sequential circuits, analysis and synthesis – designing with programmable logic devices: ROM, PAL, PLA, CPLD and FPGA devices - Introduction to VHDL programming.			
<b>Expected Outcome</b> After the completion of the course, students will be able to <ol style="list-style-type: none"> <li>i. Explain hazards in combinational and sequential circuits</li> <li>ii. Design and implement synchronous sequential circuits</li> <li>iii. Analyse and synthesise asynchronous sequential circuits</li> <li>iv. Draw and explain architecture of important PLDs</li> <li>v. Program simple digital circuits using VHDL</li> </ol>			
<b>Text Book</b> <ul style="list-style-type: none"> <li>• John F Wakerly, Digital Design- Principles and Practices(Third edition), Pearson</li> </ul>			
<b>References</b> <ol style="list-style-type: none"> <li>1. Bhasker J, A VHDL Primer, Addison Wesley.</li> <li>2. Kevin Skahill 'VHDL for Programmable Logic' Pearson Education</li> <li>3. Perry D.L, VHD, McGraw Hill</li> <li>4. Roth C.H.Jr., Digital system Design using VHDL, PWS Pub.co</li> <li>5. Stephen Brown and Zvonko Vranesic, Fundamentals of Digital Logic with VHDL Design, TMH</li> </ol>			
<b>Course Plan</b>			
Module	Contents	Hours	Sem. Exam Marks
I	Hazards - Static and Dynamic hazards- Design of hazard free circuits. Elementary ideas of Clock skew, synchronizer failure and metastability  Review of synchronous sequential circuit design using finite state machines – Mealy & Moore Machines - ASM charts	8	15%

<b>II</b>	Asynchronous sequential circuits: Asynchronous behavior- Analysis of asynchronous circuits- Synthesis of asynchronous circuits- Race condition- State reduction- State assignment- Transition diagrams	8	<b>15%</b>
<b>FIRST INTERNAL EXAM</b>			
<b>III</b>	Designing with Programmable devices: ROM - Programmable Logic Arrays- Programmable Array Logic sequential-combinational PLDs (Eg: PAL14L4 & PAL12H6)	5	<b>15%</b>
<b>IV</b>	Sequential PLDs (Eg: PAL16R4)- Simple PLDs (Eg: 22V10)- Complex Programmable Logic Devices (Eg: XC9500)- Field Programmable Gate Arrays (Eg: XC 4000 & FLEX 10K)	7	<b>15%</b>
<b>SECOND INTERNAL EXAM</b>			
<b>V</b>	Introduction to VHDL: Entities and architectures- Behavioural, Data flow and structural descriptions- Identifies, Data objects, Data types and attributes- Delay models- Delta delays	7	<b>20%</b>
<b>VI</b>	VHDL codes for simple combinational and sequential circuits- State Machine Design, simple examples- Sub programs and packages	7	<b>20%</b>
<b>END SEMESTER EXAM</b>			

**QUESTION PAPER PATTERN:**

Maximum Marks: 100

Exam Duration: 3 Hours

**Part A**

Answer any two out of three questions uniformly covering Modules 1 and 2. Each question carries 15 marks and can have not more than four sub divisions. (15 x 2 = 30 marks)

**Part B**

Answer any two out of three questions uniformly covering Modules 3 and 4. Each question carries 15 marks and can have not more than four sub divisions. (15 x 2 = 30 marks)

**Part C**

Answer any two out of three questions uniformly covering Modules 5 and 6. Each question carries 20 marks and can have not more than four sub divisions. (20 x 2 = 40 marks)